Abstract -This paper presents circuits for conversion RNS is a non-weighted number system. If integers A and from radix-2 Signed-Digit Residue Numbers to binary B have RNS representations {a,, a2.., aL} and form. Four reverse converters for combined RNS/SD { b1, b2..., bL } respectively, then the RNS representation of number systems based on different moduli sets are pre-C = AoB is {C1, C2, ..., CL}, where ci = laiobilm and o desented. Implementations are compared with respect to notes addition, subtraction or multiplication. Since ci only timing, area and Area-Delay products. Finite Impulse Re-depends upon ai, bi and min, each ci is computed using its sponse (FIR) filters are used as reference designs in order own arithmetic unit, often called a channel.
The Residue Number System (RNS) is an integer system cai= 1 M pable of supporting high speed concurrent arithmetic. In L M RNS, an integer is decomposed into a set of residues with whereM= 1 mi, = -and Mi mn is the multishorter binary representations, which can be processed inde-___ mi -1 pendently and in parallel. The use of the Signed-Digit (SD) plicative inverse of Mi modulo mi, such that MiMi 111j-1 .
number system to represent the residues has been suggested as a way to eliminate carry propagation within RNS arithme-2.2 The Signed-Digit Number System tic circuits [1] , [2] . The SD number system provides a redun-The radix-2 Signed-Digit number system has the digit-set dant number representation that facilitates carry-free {1, 0, 1 }, where 1 denotes -1. This yields a redundant addition. The use of Signed-Digit representation also implies number representation. For example, "6" can be represented efficient modulo arithmetic, which helps to simplify crucial as [O110] The set S is the moduli set and the dynamic range of the sysBy exploiting the redundancy of the Signed Digit number tem is [0, M) , where M is the product of all moduli mi in S. representation, carry propagation is limited to one bit position Any integer X within the dynamic range has a unique RNS when adding SD numbers [1], [2] . Consequently, addition is representation given by an ordered set of residues performed in constant time, regardless of operand widths. In order to evaluate the performance of RNS processing The result, X, is the concatenation of X and xl . To make using the presented moduli sets, RNS/SD Finite Impulse Resure that the result is in the positive range, sponse (FIR) filters have been implemented. For an RNS with M = ['1a-i1. .. 1 0°n -i .°o ] , is added to negative values of moduli set S = { m i, in2, ..., nL} },the corresponding FIR fil-X. Note that this has no effect on the lower n bits of X. Fig-ter is decomposed into L transposed form subfilters working ure 2 and Figure 3 shows the hardware architecture of the in parallel. The subfilters has eight filter taps, each consisting RNS/SD reverse converters.
of a register, an SD modulo multiplier and an SD modulo adder.
When implementing the FIR filters, pipeline stages were ucts. However, considering a typical DSP block (FIR filter), added to the RNS/SD converters to maintain a clock cycle the four-moduli sets S4 and S5 results in RNS/SD filters with that is determined by the critical path of the filter taps. This the best A*D product (at the cost of a higher latency penalty). introduces an additional latency of two clock cycles for the filters with moduli sets S1 ... S3 and four clock cycles for fil-References ters with moduli sets S4 and S5 . Table I . Table II Processing, vol. 50, no. 7, pp. 1772 -1779 When examining the synthesis results for the RNS/SD
2002.
FIR filters, we see that the filter using modulo set S1 
